Two Operand Binary Adders with Threshold Logic
نویسندگان
چکیده
This paper deals with a new method for implementing Binary Adders of two operands whose main characteristics are: They are built using only threshold gates; carry output, besides carry input, is used to obtain each sum bit and the total number of gates is a linear function of the number of bits of the operands (n).
منابع مشابه
Design Consideration of Dual Threshold Logic for High Performance and Ultralow Power Carry Look-Ahead Adder
This paper presents the design of high performance and ultralow power 8-bit carry-look-ahead adder circuits using two-phase modified dual-threshold voltage (dual-VT) domino logic method with the feed through logic concept. The proposed concepts are provides lower delay and dynamic power consumption; due to these two advantages it perform better in high fan-out and high switching frequencies. Th...
متن کاملEvaluation of Three 32-Bit CMOS Adders in DCVS Logic for Self-Timed Circuits
The efficient implementation of adders in differential logic can be carried out using a new generate signal (N ) presented in this paper. This signal enables iterative shared transistor structures to be built with a better speed/area performance than a conventional implementation. It also allows adders developed in domino logic to be easily adapted to differential logic. Based on this signal, t...
متن کاملSigned Digit Addition and Related Operations with Threshold Logic
ÐAssuming signed digit number representations, we investigate the implementation of some addition related operations assuming linear threshold networks. We measure the depth and size of the networks in terms of linear threshold gates. We show first that a depth-2 network with O n size, weight, and fan-in complexities can perform signed digit symmetric functions. Consequently, assuming radix-2 ...
متن کاملHardware-Efficient Schemes of Quaternion Multiplying Units for 2D Discrete Quaternion Fourier Transform Processors
In this paper, we offer and discuss three efficient structural solutions for the hardware-oriented implementation of discrete quaternion Fourier transform basic operations with reduced implementation complexities. The first solution a scheme for calculating sq product, the second solution – a scheme for calculating qt product, and the third solution – a scheme for calculating sqt product, where...
متن کاملEvaluation of Design Trade-offs for Adders in Approximate Datapath
Releasing the stringent accuracy requirement would potentially offer greater freedom to create a design with better performance or energy efficiency. In this paper, we evaluate the design trade-offs for adders, which are key building blocks for many applications. We demonstrate the optimum design metric for adders, under the consideration of various design constraints, such as accuracy, operati...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- IEEE Trans. Computers
دوره 48 شماره
صفحات -
تاریخ انتشار 1999